Abstract-Some problems in the schematic realization of basic operations of modular arithmetic (operations of addition and multiplication modulo 5 and modulo 7) for the case of data representation in unitary codes are considered. Single level logical schemes of modular adders and multipliers syn thesized using EXCLUSIVE OR with a threshold are presented. These logical schemes are more effi cient (in both complexity and depth) than the existing analogs.
INTRODUCTION
It is known [1, 2] that the apparatus of modular arithmetic makes it possible to enhance the perfor mance of computer mechanisms due to parallel and independent processing of digital signals. In addition, the modular representation of data provides the more reliable detection and correction of errors for its storage and transfer as well as for executing arithmetic operations.
At present, there are methods for synthesizing adders and multipliers (units for the multiplication of numbers) if the input and output operands are represented in unitary codes [3] [4] [5] [6] . The interest in the data representation in unitary codes is explained by the fact that the unitary coding is widely used in circuit technology, automata theory, neural networks, and other fields of science and technology dealing with data transfer and transformation.
This work considers some problems of synthesizing single level logical schemes of adders and multi pliers in unitary codes modulo 5 and modulo 7. The logical schemes synthesized here contain EXCLU SIVE OR elements with a given threshold. Due to their peak performance, these logical schemes are more preferable than their existing analogs. In addition, the synthesized schemes have low constructive com plexity, which is controlled by the number of inputs of logical elements.
MAIN CONCEPTS AND PROPERTIES
Unitary codes are widely used in computers as a means of data representation [2, 3] . An operand A in a unitary code modulo P is represented through a p unit binary vector (a 0 , a 1 , …, a p -1 ), where a k = 1 if and only if A = k(mod P), where k = 0, 1, …, p -1.
It follows from this definition that the binary vector (a 0 , a 1 , …, a p -1 ) contains exactly a single unity; therefore, a 0 + a 1 + … + a p -1 = 1. Because 1 -a 0 = we have
Equality (1) can be generalized in the following way:
where 0 ≤ i ≤ p -2. As in [6] , computer mechanisms realizing the operations of addition A + B = S and multiplication A ⋅ B = R in unitary codes modulo P are denoted as ᑬ 1 (modular adder) and ᑬ 2 (modular multiplier), respectively. The input A and B and output S and R operands in unitary codes are given through p unit binary vectors: 
where s k = 1 and r k = 1 if and only if A + B = k (mod P) and A ⋅ B = k (mod P), respectively; where
The main property of the logical functions
which are realized on outputs of units ᑬ 1 and ᑬ 2 , respectively, where k = 0, 1, …, p -1, is formulated in [6] in the form of the following two propositions. Proposition 1. The logical function satisfies the condition S k = 1 if and only if a i + b j = 2, where i + j = k (mod P) and i, j = 0, 1, …, p -1.
Proposition 2.
The logical function satisfies the condition R k = 1 if and only if
Hereafter, as a criterion for the optimality of the single level logical schemes S(ᑬ 1 ) and S(ᑬ 2 ), we use their complexity l(ᑬ 1 ) and l(ᑬ 2 ) (the number of inputs of logical units) and the number of external out puts m(ᑬ 1 ) and m(ᑬ 2 ).
This paper investigates the problem of the synthesis of single level logical schemes S(ᑬ 1 ) and S(ᑬ 2 ) under the condition that P = 5 and P = 7. 
The logical scheme S 1 (ᑬ 1 ) of the adder ᑬ 1 , synthesized on the basis of equations (3) The logical scheme S 2 (ᑬ 1 ), synthesized on the basis of equations (4), contains five elements of EXCLUSIVE OR with a threshold of 4 and has the following characteristics: l(ᑬ 1 ) = 100 and m(ᑬ 1 ) = 14.
We further simplify equations (4) by using property (1) . Because the system of equations (4) is equivalent to the following system of equations: 
The logical scheme S 3 (ᑬ 1 ), synthesized on the basis of equations (5), is shown in Fig. 1a . The scheme S 3 (ᑬ 1 ) contains five elements of EXCLUSIVE OR with a threshold of 4 and has the following character istics: l(ᑬ 1 ) = 70 and m(ᑬ 1 ) = 14.
To further simplify the analytical expressions of the functions S 0 , S 1 , S 2 , S 3 , and S 4 , we use property (2) of the unitary binary code. This property yields that
In that case, we obtain from (5) the system of equations (6) The logical scheme S 4 (ᑬ 1 ) synthesized on the basis of equations (6) = (a 0 , a 1 , a 2 , a 3 , a 4 ) and B = (b 0 , b 1 , b 2 , b 3 , b 4 ) contains just a single unity, the logical functions R 0 , R 1 , R 2 , R 3 , and R 4 , can be expressed analytically as the following equations: The logical scheme S 1 (ᑬ 2 ) of the multiplier ᑬ 2 , synthesized on the basis of equations (7), contains an element OR and four elements of EXCLUSIVE OR with a threshold of 5 (Patent for invention of Republic of Belarus 13493). The scheme S 1 (ᑬ 2 ) has a constructive complexity l(ᑬ 2 ) = 82 and the number of external outputs m(ᑬ 2 ) = 15. System of equations (7) is simplified by analogy with the simplification of system of equations (4). Because a 1 + a 2 +a 3 + a 4 = and b 1 + b 2 + b 3 + b 4 = system of equations (7) yields (8) The logical scheme S 2 (ᑬ 2 ) synthesized on the basis of equations (8) is shown in Fig. 2a . The scheme S 2 (ᑬ 2 ) contains an element OR and four elements of EXCLUSIVE OR with a threshold of 5 and has the following characteristics: l(ᑬ 2 ) = 58 and m(ᑬ 2 ) = 14.
To simplify system of equations (8), we use property (2) of the unitary binary code. This property yields that
Using the above equalities, we obtain the system of equations (9) The logical scheme S 3 (ᑬ 2 ) of the modular multiplier ᑬ 2 , synthesized on the basis of equations (9), is shown in Fig. 2b . The scheme S 3 (ᑬ 2 ) contains an element OR and four elements of EXCLUSIVE OR with a threshold of 7 and has the following characteristics: l(ᑬ 2 ) = 50 and m(ᑬ 2 ) = 14. 
ADDITION OF UNITARY CODES MODULO 7
Let us consider the operation of addition A + B = S (mod 7) in unitary codes, where A = (a 0 , a 1 , a 2 , a 3 , a 4 , a 5 , a 6 (a) (b) If this system of equations is transformed by analogy with the transformation of equations (3)- (5), we obtain the system of equations (10) If the modular adder ᑬ 1 is synthesized on the basis of equations (10), the single level scheme S(ᑬ 1 ) contains seven elements of EXCLUSIVE OR with a threshold of 12. In this case, we have the following: l(ᑬ 1 ) = 168 and m(ᑬ 1 ) = 20.
MULTIPLICATION OF UNITARY CODES MODULO 7
Let us consider the operation of multiplication A ⋅ B = R (mod 7) in unitary codes, where A = (a 0 , a 1 , a 2 , a 3 , a 4 , a 5 , a 6 ), B = (b 0 , b 1 , b 2 , b 3 , b 4 , b 5 , b 6 ), R = (r 0 , r 1 , r 2 , r 3 , r 4 , r 5 , r 6 ), and r k = 1 if and only if A ⋅ B = k (mod 7) and k = 0, 1, …, 6. 
Proposition 2 yields that the logical functions R 0 , R 1 , R 2 , R 3 , R 4 , R 5 , and R 6 , realized on outputs of the modular multiplier ᑬ 2 , can be expressed as the following system of equations:
Transforming the above given system of equations by analogy with simplified system (7), we obtain the system of equations (11) The logical scheme S(ᑬ 2 ) of the modular multiplier ᑬ 2 , synthesized on the basis of equations (11), contains an element OR and six elements of EXCLUSIVE OR with a threshold of 13. The complexity and number of outputs of the scheme S(ᑬ 2 ) are l(ᑬ 2 ) = 146 and m(ᑬ 2 ) = 20, respectively. 7. CONCLUSIONS This paper proposes analytical expressions for logical functions that are realized at outputs of the mod ular adder and modular multiplier in unitary codes for P = 5 and P = 7. Note that single level schemes of the modular adder ᑬ 1 and modular multiplier ᑬ 2 for P = 3 can be found in [6] .
The logical schemes S 4 (ᑬ 1 ) and S 3 (ᑬ 2 ), which are optimal by complexity and depth, can be efficiently should be noted that the logical schemes S(ᑬ) of the computer mechanism ᑬ can be synthesized with the help of the method of block structural synthesis [7] .
Analytical expressions (6), (9), (10), and (11) of the logical functions realized at outputs of the modular adders ᑬ 1 and the modular multipliers ᑬ 2 are generalized to the case P = 2k + 1, where k ≥ 1. Here, the complexity of the optimal single level logical schemes S(ᑬ 1 ) and S(ᑬ 2 ) is calculated by the formulas l(ᑬ 1 ) = 2k(k + 1)(2k + 1) and l(ᑬ 2 ) = 4k 2 (k + 1) + 2, and the number of external outputs is m(ᑬ 1 ) = m(ᑬ 2 ) = 3P -1.
All the logical schemes of the modular adders ᑬ 1 and the modular multipliers ᑬ 2 mentioned in this paper have been patented in the Republic of Belarus.
